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Abstract. This paper presents a negative type second-
generation current conveyor (CCII-). It is based on an 
inverter-based low-voltage error amplifier, and a negative 
current mirror. The CCII- could be operated in a very low 
supply voltage such as ±0.5 V. The proposed CCII- has 
wide input voltage range (±0.24 V), wide output voltage 
(±0.24 V) and wide output current range (±24 mA). The 
proposed CCII- has no on-chip capacitors, so it can be 
designed with standard CMOS digital processes. More-
over, the architecture of the proposed circuit without cas-
coded MOSFET transistors is easily designed and suitable 
for low-voltage operation. The proposed CCII- has been 
fabricated in TSMC 0.18μm CMOS processes and it occu-
pies 1189.911178.43μm2 (include PADs). It can also be 
validated by low voltage CCII filters. 
Keywords 
Negative type second generation current conveyor, 
inverter-based low-voltage error amplifier, negative 
current mirror. 
1. Introduction 
In a hand held system and biomedical implant system, 
the main power supply is a battery, so the mobile control 
analog integrated circuit needs to match small volume, 
low-voltage, low-power, and high output voltage and cur-
rent characteristics to improve the battery life [1], [2]. In 
analog circuit design, current-mode circuits have many 
well-known advantages. For example, they provide high-
performance in speed, bandwidth and precision, yet con-
sume less power [3], [4]; thus, they have found wide appli-
cations in high-performance active circuits. Current-mode 
circuits do not need high voltage gain nor high precision 
passive components. They can be applied in all transistor 
designs, which make them compatible with typical digital 
processes [5]. 
Since Smith and Sedra released the second generation 
current conveyor in 1970, it has served as the basic cur-
rent-mode circuits [6]. Since then, the CCII has been used 
in many application circuits. The portability and the low-
power consumption has enabled them to be widely used in 
battery-powered products, such as hearing aids [7-9], im-
plantable cardiac pacemakers [10], mobile phone [11] and 
hand held multimedia terminals [12]. 
The second-generation current conveyor, CCII, is 
a popular current-mode circuit [13-17]. Most of the two 
supply voltage current conveyors require ±0.75 V supply 
voltage or higher, but their output currents are less than 
1 mA [18], [19]. These current conveyors are designed 
with a class AB cascoded current mirror. The cascoded 
current mirror is not a very low-voltage structure. Recently, 
there are some papers that proposed a low supply-voltage 
(less than or equal to ±0.5 V) CCII, and their theory was 
simulated in HSPICE but was not fabricated and validated 
into an integrated circuit [20], [21]. These current convey-
ors are based on quasi-floating gate transistors, which are 
based on float-gate transistors. Therefore, they are not 
suitable for low-frequency filter and oscillator applications, 
and cannot be fabricated with standard CMOS digital proc-
esses. Moreover, the linear capacitors will cause a larger 
chip area. They will increase the cost of chip fabrication. 
This paper proposes current-mode active components 
based on a inverter-based low-voltage error amplifier [22], 
[23] and a negative current mirror [24] – the negative sec-
ond-generation current conveyor (CCII-). This new com-
ponent uses an inverter-based low-voltage error amplifier 
instead of class AB amplifier or other amplifier in the con-
ventional CCII. To compare with conventional CCII, this 
inverter-based low-voltage error amplifier based CCII- has 
low supply voltages, wide input voltages, and wide output 
voltages and currents. They can be operated at very low 
supply voltage (±0.5 V). Their input voltage ranges from 
±5 µVp-p to ±240 mVp-p, which will output the same volt-
age and generate ±0.5 µAp-p to ±24 mAp-p current with 
10 Ω output load. Thus, they are highly compatible with 
various types of analog circuits. 
Analog engineers have used current conveyor exten-
sively to design circuits such as filters [25], oscillators [26], 
rectifiers [27], and low-noise amplifiers [28]. In recent 
years, active filters are more important in power electronics 
and analog signal processing. Because of the development 
of current mode circuits, the performance of analog circuits 
has improved considerably. The active filters of a current 
conveyor have since received more attention in biquad 
filter design [29], [30]. 
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This research focuses on CMOS processes. It uses 
a CMOS characteristic and an inverter-based low-voltage 
error amplifier as well as a negative current mirror to con-
struct a new CCII-. We designed a chip of negative second 
generation current conveyor (CCII-) for fabrication. 
2. Circuit Description 
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Fig. 1. Negative current conveyor (CCII-). 
CCII- is a three-terminal element as shown in Fig. 1. 
The ideal CCII characteristic equation can be described in 
(1). Y terminal having a high input impedance, can be used 
as a voltage mode input terminal used to input voltage 
signal. The Y terminal has no current flows (Iy = 0), but it 
transmits the same voltage signal to the X terminal 
(Vx = Vy). X terminal has low input impedance, so it can 
output voltage and current. When the X terminal is con-
nected to a load, a current flows into the X-side, and the 
current is reversed and transmitted to the Z- terminal  
(Iz = -Ix). Z- terminal has high output impedance, suitable 
for working in the current mode. 
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Fig. 2 is a complete circuit diagram of the proposed 
inverter-based low-voltage current conveyor. This inverter-
based low voltage error amplifier [22], [23], shown in the 
leftmost portion of Fig. 2, is a 2-input and 2-output low-
voltage error amplifier. The output of the inverter-based 
low-voltage error amplifier via the differential to single 
amplifier, shown in the middle portion of Fig. 2, turn into 
a single-ended output. These two parts use closed-loop 
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Fig. 2. The inverter-based low-voltage CCII- circuit. 
 
negative feedback mechanism to stabilize the voltage. In 
the rightmost portion of Fig. 2, the negative current mirror 
copies and reverses X terminal current to Z terminal. The 
above three parts are connected together to form a negative 
current conveyor. 
The proposed inverter-based low-voltage CCII- cir-
cuit will be analyzed step by step as follow. First, we dis-
cuss the single inverter as shown in Fig. 3(a), which is the 
same as Inv1, Inv2, Inv3 and Inv6 in Fig. 2. Its output and 
input voltage relationships can be given as (2). Subse-
quently seen from Fig. 3(a), flowing through the NMOS 
current Idn and the PMOS current Idp are represented by (3) 
and (4). Thus, a single inverter output current Iout is repre-
sented by (5). 
 
Fig. 3. (a) The single inverter (b). The single inverter with 
input voltage equal to output voltage. 
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When the inverter input and output terminals are 
connected together as shown in Fig. 3(b), which is the 
same as Inv4 and Inv5 in Fig. 2. Therefore, the function of 
Inv4 and Inv5 in the circuit is equivalent to a resistor. 
Because Vin = Vc, then Iout = 0. When we substitute (3) and 
(4) into (5), Vc can then be expressed as (6). If Vss = -Vdd 
and Vtn = -Vtp, then Vc can be simplified as (7). 
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Fig. 4. (a) Two balanced inverters. (b) The inverter-based low-voltage error amplifier. 
 
Fig. 4(a) shows the inverter Inv1 and Inv2. Fig. 4(b) 
shows the inverter-based low-voltage error amplifier 
circuit. From Fig. 4(a), X and Y terminal are the inputs of 
Inv1 and Inv2, respectively. The output voltage of Inv1 and 
Inv2 can be given as (8) and (9), respectively. 
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From Fig. 4(b), the input and output of Inv4 and Inv5 
are connected together, which are equivalent to resistors. 
Inv3 and Inv6 are differential pairs, whose common mode 
voltage Vc shows as (7). The common-mode level of the 
output voltages V06 and V03 is controlled by the four 
inverters (Inv3, Inv4, Inv5 and Inv6) of Fig. 4(b). The values 
of these resistances are 1/gm3, 1/gm4, 1/gm5 and 1/gm6. Inv3 
and Inv6 generate currents gm3(Vc-V01) and gm6(Vc-V02), 
respectively. Thus, V03 and V06 can be given as (10) and 
(11), respectively. The input voltage difference (Vid) of Inv1 
and Inv2 can be obtained as (12). If gmp1 = gmp2 = gmp1,2, 
gmn1 = gmn2 = gmn1,2, rop1 = rop2 = rop1,2, ron1 = ron2 = ron1,2, their 
differential output voltage Vod is equal to V06-V03, and can 
be obtained by (13). Finally, the voltage gain of inverter-
based low-voltage error amplifier AVd can be obtained as 
(14). 
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Fig. 5 is a differential to single amplifier. It is also the 
intermediate portion of Fig. 2. The two output of inverter-
based low-voltage error amplifier coupled to the two inputs 
of a differential to single amplifier. The differential to 
single amplifier turns into a single-ended output. Its output 
voltage and voltage gain can be given as (15) and (16). 
 
 
Fig. 5. The differential to single amplifier. 
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Last but not least, Fig. 6 shows the negative current 
mirror circuit, which is shown as the rightmost part of 
Fig. 2. The input of Mp9 and Mp10 is the output of differen-
tial to single amplifier, while the CS9 output feedback to 
the CCII- X terminal to let Vx = Vy. The CS9 and CS10 are 
the positive current mirror and if another current mirror 
CS11 and CS12 is added, but the output of CS10 is broken 
and cross connected to the inputs of CS11 to invert the 
current polarity and form a negative current mirror. For 
example, the drain of Mp10 is connected to the drain of Mn11 
and the drain of Mn10 is connected to the drain of Mp11, so 
Iz = -Ix. 
From Fig. 6, the input resistor Ri9 can be given as (17) 
and the output resistor Ro9 can be given as (18). Thus, the 
output voltage Vx can be represented as (19) and the volt-
age gain of common source stage (AVx) can be obtained as 
(20).  
 
 
Fig. 6. Negative current mirror. 
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Finally, we composed the above three parts, low-volt-
age error amplifier, differential to single amplifier and 
negative current mirror, to form a low-voltage CCII-. The 
total voltage gain of this composed CCII- can be obtained 
as (21). The voltage gain of each part depends on the tran-
sistor’s gm and ro. Hence, adjusting the W/L of transistors, 
will make 1 VxVsVd AAA , AVtotal ≈ 1 and Vx ≈ Vy. 
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For CCII-, the output current of terminal X and 
terminal Z can be given as (22) and (23) respectively. From 
Fig. 6, we know that Idp9 = Idn12 and Idn9 = Idp12. Thus, we 
obtain Iz = -Ix or Iz- = Ix and obtain AI or AI- as (24) or (25). 
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3. Applications 
To prove the functionality of this proposed CCII-, we 
implement a CCII- filter. Fig. 7 shows single CCII- based 
biquad filter [29]. The filter of Fig. 7 could be a low pass 
filter (V1) and band pass filter (Vz). 
X
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Fig. 7. The single CCII- biquad low-pass filters. 
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The characteristic equation of Fig. 7 is shown as (26). 
ω0, Q and gain are given as (27), (28) and (29), 
respectively. 
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 and gain = -1. (29) 
4. Experimental Results 
Fig. 8 shows the micro photograph of the proposed 
CCII-. The chip area of CCII- is 1189.911178.43 m2, 
which is fabricated with TSMC 0.18 m CMOS processes. 
The aspect ratios of MOS transistors are shown in Tab. 1. 
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Fig. 8. Chip photographs of the proposed CCII-. 
 
Transistor W/L(m) Transistor W/L(m) 
Mp1, Mp2 1/1 Mn1, Mn2 1/1 
Mp3, Mp4 4/1 Mn3, Mn4 1/1 
Mp5, Mp6 4/1 Mn5, Mn6 1/1 
Mp7, Mp8 3/1 Mn7, Mn8 1/1 
Mp9, Mp10 10/1 Mn9, Mn10 10/1 
Mp11, Mp12 10/1 Mn11, Mn12 10/1 
Tab. 1. Aspect ratios of MOS transistors in proposed CCII-.  
4.1 CCII Experimental Results 
The proposed chips can be operated at ±0.5 V supply 
voltages. The performances of the proposed CCII- are 
listed in Tab. 2. At ±0.5 V supply voltages, Tab. 2 shows 
the input, output voltages/currents and other parameters, 
such as the voltage tracking error and 3dB voltage 
bandwidth from Y to X, and the current tracking error and 
3dB current bandwidth from X to Z, and parasitic 
parameters Ry, Cy, Rx, Lx, Rz, Cz, and power consumption. 
 
 Parameter CCII- 
VDD +0.50 V 
VSS -0.50 V 
Vb +0.072 V 
Inputs 
Vy ±0.24 Vp-p 
Vx ±0.24 Vp-p 
Ix ±24 mAp-p 
Outputs 
Iz  24 mAp-p 
Voltage tracking error 0.01 % 
Vy/Vx bandwidth 36.0 MHz 
Voltage performance 99.99 % 
Current tracking error 0.15 % 
function 
Iz/Ix bandwidth 30.2 MHz 
Ry 1.4 GΩ 
Cy 2.7510-18 F 
Rx 137 KΩ 
Lx 5.2810-4 H 
Rz 225 KΩ 
Cz 6.210-15 F 
other 
Power Consumption 120 mW 
Tab. 2. The performances of the proposed CCII- 
V y
V x
+0.24V
-0.24V
+0.24V
-0.24V
(a)  
I x
I z
+24mA
-24mA
+24mA-24mA
(b)  
Fig. 9. The experimental waveforms of the proposed CCII- at 
Vsupply = ±0.5 V, (a) Vy & Vx , (b) Ix & Iz. 
Because the output current is proportional to the 
power consumption and the proposed CCII- is designed for 
high output current, hence the power consumption is high. 
If the dimensions of Mp7~Mp12 and Mn7~Mn12 are 
divided by 10 and the input voltage (Vy) is also divided by 
10, then the output current (Ix, Iz) and power consumption 
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are reduced to one tenth. Similarly, if the dimensions of 
Mp7~Mp12 and Mn7~Mn12 are divided by 100 and the 
input voltage (Vy) is also divided by 100, then the output 
current (Ix, Iz) and power consumption are reduced to one 
percent. 
Fig. 9 shows the experimental waveforms of the pro-
posed CCII- operating at ±0.5 V supply voltages. Fig. 9(a) 
shows the input voltage waveforms of terminal Y and out-
put voltage waveforms of terminal X. Fig. 9(b) shows the 
output current waveform of terminal X and duplicate 
reversed current waveform of terminal Z-. 
From the experimental waveforms, the proposed 
CCII- functionalities are good. The input voltage of termi-
nal Y of the proposed CCII- can be raised to ±0.24 V with 
±0.5 V supply voltages and it will generate the same output 
voltage at terminal X, which is 48% of the supply voltage. 
Terminal X and Z- of CCII- generate ±24 mA and 
 24 mA currents, respectively. Those output voltages and 
currents are almost 10 times the voltage and current of 
other CCII [18-21] designs. 
4.2 Filter Experimental Result 
To validate the functionality of this proposed CCII-, 
we implement a CCII- biquad filter using Fig. 7 circuit. 
The frequency response of the proposed CCII- LPF (Fig. 7) 
was validated with ±0.5 V supply voltages, +0.08 V bias 
voltage and the passive components Rx1 = 2 kΩ, C1 = 
100 pF, C1z = 100 pF, Rz = 1.5 KΩ. The experimental wave-
forms of the proposed CCII- LPF are shown in Fig. 10. 
 
Fig. 10. The magnitude and bandwidth of this proposed CCII- 
LPF with ±0.5 V supply voltage 
 
Vsupply(V) Vb(V) Rx1(KΩ) Rz(KΩ) C1 = C1z(F) BW(Hz) 
±0.5V +0.08 2.0 1.5 100n 960 
±0.5V +0.08 2.0 1.5 10n 9.56K 
±0.5V +0.08 2.0 1.5 1n 97.0K 
±0.5V +0.08 2.0 1.5 100p 958K 
±0.5V +0.08 2.0 1.5 10p 9.60M 
±0.5V +0.08 2.0 1.5 1p 33.0M 
±0.5V +0.08 2.0 1.5 0.1p 35.8M 
Tab. 3. Experimental results of this proposed CCII- biquad 
filter operating at ±0.5 V supply voltage and +0.08 V 
bias voltage. 
By changing C1 and C1z, the bandwidths of the proposed 
CCII- LPF are listed in Tab. 3. 
Finally, we compare the proposed current conveyor 
with previous works in [18], [20] and list the results in 
Tab. 4. 
 
Parameter This CCII- CCII in [18] CCII in [20] 
CMOS 
technology 0.18 μm 0.35 μm 0.35 μm 
Experimental 
results 
Measured 
results 
Simulation 
results 
Simulation 
results 
Fabricated Yes No No 
Suitable for 
standard CMOS 
digital processes 
Yes Yes No 
Supply voltage ±0.5V ±0.75V ±0.5V 
Number of linear 
capacitors 0 0 4 
Low-voltage 
architecture Yes No Yes 
Current driving 
capability ±24 mA ±4 mA ±0.3 mA 
Tab. 4. Comparison of the proposed current conveyor and 
previous works. 
5. Conclusion 
New inverter-based low-voltage CCII- is presented. 
In the proposed CCII-, there are no linear capacitors and 
they can be designed with standard CMOS digital proc-
esses that will reduce the cost of chip fabrication. The 
architecture of the proposed CCII- without cascoded MOS-
FET transistors is easily designed and suitable for low-
voltage operation. This proposed CCII- can be operated in 
wide dynamic input range such as ±240 mV and low sup-
ply voltage such as ±0.5 V. It can work in wide input volt-
age ±0.24 V, and generate wide output voltage ±0.24 V 
and large output current ±24 mA. Its output voltages and 
currents are almost 10 times the voltage and current of 
other CCII designs. This proposed CCII- has been fabri-
cated in TSMC 0.18μm CMOS processes and it occupies 
1189.911178.43 μm2 (include PADs). It also can be 
validated by low voltage CCII- filters.  
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